In this paper, we describe an efficient and scalable implementation of the NAS Parallel Benchmark BT suitable for distributed memory systems such as the IBM Scalable POWERparallel Systems@. After describing the parallelization and data partitioning methods used, we outline some of the optimization steps used to realize good performance on individual processors and to reduce the communication overheads on the IBM SP1" and SP2" systems. We present performance results on up to 128 nodes of the SP1, and on the SP2 with wide nodes. We describe the performance on the standard Class A and Class B problem sets. To show the scalability of our parallelization methods, we present the performance of two additional data sets.
I
n 1991, the Numerical Aerodynamic Simulation (NAS) program at the NASA (National Aeronautics and Space Administration) Ames Research Center announced a set of applications and kernels for benchmarking highly parallel supercomputers. ',* These benchmarks are representative of the computations commonly encountered in aerophysics applications. Unlike many other benchmarks, these benchmarks are specified using the paper-and-pencil approach. The problems are completely specified (in text form), including the numerical methods to be used, but the benchmarking rules do not specify any particular implementation techniques or algorithms for parallelization. It is entirely up to the implementor to decide on the parallelization techniques, language constructs, the data structures, memory use, or processor allocation. Details of implementing the numerical methods are also left out. However, there are a few restrictions. One requirement is that the tests must be conducted with a specified set of input parameters and the test results must conform with the expected output within a specified level of tolerance. Another restriction is that all programs must be written in a high-level language such as FOR-TRAN or C; furthermore, no special-purpose library can be accessed for executing these benchmarks.
In the recent past, performance results characterizing various parallel platforms have been reported by many vendors as well as by researchers at NASA and elsewhere. The depth of these benchmarks and the fact that they capture the essence of typical large-scale computational fluid dynamics (CFD) applications have made these benchmarks popular, not only for the purpose of evaluating parallel supercomputing systems but also in demonstrating the viability of novel software and architectural concepts. As a result, the NAS parallel benchmark Wopyright 1995 by International Business Machines Corporation. Copying in printed form for private use is permitted without payment of royalty provided that (1) each reproduction is done without alteration and (2) the Journal reference and IBM copyright notice are included on the first page. The title and abstract, but no other portions, of this paper may be copied or distributed royalty free without further permission by computerbased and other information-service systems. Permission to republish any other portion of this paper must be obtained from the Editor. suite has become one of the most widely used benchmarks in many areas of high-performance parallel computing. The NAS group at NASA Ames routinely compiles and distributes performance results on various parallel systems. For more details, please refer to Reference 3.
In this paper, we describe an efficient implementation of one of the three application benchmarksthe Block Tridiagonal (BT) benchmark-on distributed memory systems. In addition to describing the implementation strategies for scalable systems, we also describe steps for optimizing the code on the IBM scalable POWERparakl" 1 (SPl") system and the IBM scalable PowERparallel2 with wide nodes (SP~*-W) system. We consider single processor optimization steps as well as steps for reducing communication overheads. Besides describing the performance-enhancing techniques for spl and SPEW, a goal of this paper is to examine the scalability of the SP architecture for computations characterized by the BT benchmark. For this we present results on up to 128 processors using four different data sets. In Reference 4, we have presented a similar study of a distributed memory implementation of the Scalar Pentadiagonal (SP) benchmark. An implementation of the Lower-Upper Diagonal (LU) benchmark is described in Reference 5.
As far as we know, our implementation of the BT benchmark, as described in this paper, has delivered the best performance on the sP1 and S P~ systems. Moreover, as of the writing of this paper, the performance of our implementation on the SPZ-w with 32 or more processors is significantly better than the performance of any other imple-
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mentation on any other parallel system (except for the Fujitsu VPPSOO"") with the same number of proc e s s o r~.~ One objective of this paper is to describe our implementation in detail so other studies, including nonbenchmarking types, may benefit from its understanding.
First we present some background information on the NAS parallel benchmarks. In the section after that, we describe the mathematical and numerical problem solved by the BT benchmark. A sequential implementation of this benchmark is then outlined. Next we briefly describe the IBM SP systems used in this study. We describe our parallel implementation and the optimizations for performance in succeeding sections. The performance results are presented in the two sections just before the conclusions.
NAS parallel benchmarks
The NAS benchmark suite consists of eight problems: five kernels and three simulated CFD applications. For details and implementation rules, please refer to References 1 and 2. The kernels represent solvers in the form of compact problems. These kernels are relatively simple (each with a few hundred lines of sequential FORTRAN code) and are meant to provide insight into the performance of particular types of numerical computations. The three simulated CFD applications are more complex than the kernels. Each of these applications consists of several data structures, and a typical sequential implementation of any of these benchmarks, in FORTRAN, results in a few thousand lines of code. The data dependencies imposed by the numerical methods in these applications and their computational requirements resemble closely those in the state-of-the-art CFD application codes. Thus, the implementation techniques of these applications are more typical of real CFD applications.6 However, absent from the application benchmarks are complex boundary conditions and I/O operations that are typically present in many real CFD applications. For that reason, the three application benchmarks are also referred to as pseudo applications.
The three application benchmarks are: the Scalar Pentadiagonal (sP), Block Tridiagonal (BT), and Lower-Upper Diagonal (LU) benchmarks. For comparison of performance, NASA has defined two standard problem sets for each benchmark that are referred to as Class A and Class B size problems.
In Table 1 , we present a summary of the computational characteristics of the three application benchmarks under the two standard problem sets. The floating-point operation counts and the MFLOPS (millions of floating-point operations per second) specified in that table are from Reference 7. Note that the floating-point operation counts are for a particular implementation of these benchmarks and were measured using the Cray hardware performance monitor.
According to the rules of the NAS parallel benchmarks, performance is to be reported in terms of the elapsed time (based on "wall-clock'' time) to complete the computations over the required number of iterations. Another meaningful measure used in reporting performance is the ratio to the best execution times on a single node of a Y-MP** system (for Class A problems) or on a single node of a C90 system (for Class B problems).
Benchmark BT
In this section, we describe some of the salient points of the benchmark BT so as to facilitate a meaningful discussion on the implementation and performance issues. Most of the discussion in this section is based on Chapter 3 of Reference 1. For complete details, refer to that citation.
The problem solved in benchmark BT is that of computing the numerical solution for a synthetic system of five nonlinear partial differential equations (PDES) representing some of the key characteristics exhibited by the Navier-Stokes equations. An implicit type of numerical solution is used in solving this system of PDES. This method is used as a solver in many of the computational fluid dynamics (CFD) programs designed for the numerical solution of three-dimensional EuledNavierStokes equations using finite-volume or finite-difference discretization on structured grids.
The system of five nonlinear PDEs is as follows:
is a vector function of temporal variable 7 and spatial variables (5, 77, 5 ) that form the orthogonal coordinate system in p3. E, F, G, T, V, W, and H are 5 X 1 vector functions whose components are prescribed as functions of U or U and its derivatives. The boundary conditions are of uncoupled Dirichlet type and the initial values of U at r = 0 are obtained by a transfinite, tri-linear interpolation of the boundary data. The forcing function vector H is chosen such that, with the specified boundary and initial conditions, the system of PDES given by Equation 1 satisfies an exact solution (a fourth order polynomial in (, 7, and i) to U. The computations of the BT benchmark seek to obtain a discrete approximation to the steady-state solution of the PDES, using a pseudo-time marching scheme (two-level, first-order accurate, Euler implicit) and a spatial discretizing procedure based on finite difference approximations (second-order accurate central difference approximations in each of the three coordinate directions). A linear fourth-difference dissipation term is added to the right side of Equation 1 so that the numerical scheme converges to a steady-state solution. If U" and Un+l are solutions at time-step n and n + 1, respectively, and AU" is Un+l -U", then the numerical procedure involves the solution of a linear system of equations for AU" to determine Un+l. The linear system of equations has the following form:
where L consists of the flux Jacobian terms corresponding to the vectors E, F, G, T, V, Wand the implicitly treated dissipation terms. R consists of the spatial difference terms for the vectors E, F, G, T, V, W, the forcing function vector H, and the added dissipation terms. In the above equation, the left-hand side (LHS) is the implicit part, and the right-hand side (RHS) is the explicit part.
All three pseudo-application benchmarks compute AU" in Equation 2 numerically, using an iterative method, and from that term advance the solution to U n + l . Only one iteration per time step is generally sufficient for the pseudo-time marching schemes used in all three benchmarks. The benchmark BT differs from the other two (SP and LU) in the manner in which the implicit operator in the LHS of Equation 2 is approximated and applied. In this benchmark, the implicit operator in Equation 2 is approximately factored using the Beam-Warming Approximate Factorization scheme. The RHS Solve linear system of equations for [AU21i,j,k for (i, j , k ) E Dh:
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where A, B, C, N, Q, and S are 5 X 5 flux Jacobian matrices for the specified problem. For the exact representation of these Jacobian matrices, please refer to Reference 1.
A functional description of the BT benchmark is shown in Figure 1 . Observe that AU" is computed in the ( n + 1)th iteration over Steps i, ii, and iii, where t ,~, and ldirectional factors of the implicit operator are applied, respectively. Collectively, we refer to these steps as the implicitphase of the computations and the three sweeps as the implicit sweeps. In each of these sweeps, multiple independent systems of block tridiagonal equations (each block being a 
A sequential implementation
The starting point for our parallel implementation was the sequential FORTRAN 77 implementation of the BT benchmark (written by S. Weeratunga) provided by NASA Ames as an example implementation. We found this code to be very well written, and we will refer to this version as the unoptimized starting-point implementation, or USI for brevity. For our parallel implementation on the IBM SP architecture, we modified this code significantly to extract parallelism and to get good floating-point performance. In the following, we first describe some of the key features of USI and then describe the optimizations we made to this code. Some of these optimizations are obvious, and we would like to note here that although we point out the obvious optimizations, we do not imply that the developers of USI were unaware of them. In our opinion, the main objective of u s 1 was to bring clarity, modularity, and simplicity to the benchmark.
The computationally intensive steps in each iteration of the BT benchmark are Steps i, ii, and iii shown in Figure 1 . In each of these steps, multiple independent block (5 X 5 ) tridiagonal systems are solved, after setting up their coefficient matrices. In the &sweep, the block tridiagonal system has the following structure: In
Step iv, the solution is advanced to the next time step by performing a vector (5 X 1) add at each interior grid point. Finally, the computations for evaluating the RHS vector at the new time step are performed in
Step v. These computations are equivalent to three regular sparse block (5 X 5 ) matrix-vector multiplications.
Clearly, the main data dependencies in the computations of one iteration are those that characterize the solution of a block tridiagonal system of We report performance on up to 128 nodes for both the SP1 and SP2-w systems.
equations and those in a regular sparse block matrix-vector multiplication. The solution of the tridiagonal system of equations involves a forward elimination phase followed by a back-substitution phase. In the forward elimination, the computations at block i depend on the values computed at block i -1. In the back-substitution phase, the computations at block i depend on the values com- Finally, associated with each grid point, altogether a total of 90 words (double precision) of memory is required: five for the solution vector, U, five for the right-hand side vector, RHS, and 75 variables for storing the coefficient matrices (work arrays).
IBM SP architecture
In this section, we briefly describe some of the architectural details of the IBM SPl and SP2 systems used in this study. The details presented here are relevant to the optimization steps we describe in the following sections. We refer the interested reader to References 10 and 11 for further architectural details on sP1 and to References 12 and 13 for further details on S P~.
Each processing element on the SPI is IBM's RISC System/6000* (RS/6000*) Model 370 processor, with a 32K-byte data cache and 62.5 MHz clock speed. Each processing element on the S P~ considered in this study is IBM's RS/6000 Model 590 processor, with a 256K-byte data cache and 66.5 MHZ clock speed. There are other S P~ systems with different types of processors, but we do not consider those in this study. To avoid any ambiguity, in the rest of the paper we refer to the S P~ system used in this study as SP~-w. (The suffix "w" stands for wide-the qualification used to describe the type of processing elements used.) The SPI processor belongs to the POWER Architecture*, whereas the Sp2 processor belongs to the POWER2 Architecture*. Readers interested in the details of various aspects of the POWER Architecture should refer to the articles that appear in Reference 14 or 15. Details on the various aspects of the POWER2 Architecture can be found in the articles that appear in Reference 16 or 17. The differences between the spl and SPEW processors that are relevant to this study are: (1) in the former case, the fixed-point and the floatingpoint units have one execution unit each, whereas in the latter case, each has two execution units; (2) in the former case, up to two floating-point operations can be performed per cycle (125 MFLOPS, peak), and in the latter case, the same is four floating-point operations per cycle (266 MFLOPS, peak); (3) the latter has the ability to perform quad-word load or store of two adjacent double precision references to or from two adjacent floating-point registers in one cycle; (4) the memory bus width in the former case is eight bytes, and the same in the latter case is 32 bytes.
On both the SP1 and SP~-W, the processors are interconnected via a High-Performance Switch, the details of which can be found in Reference 11. The processor-switch interface is managed by a special adapter card. The communication adapter cards used in the SPI and SP2-w systems differ significantly. For additional details, refer to Reference 13. On both systems, explicit message passing is the parallel programming paradigm. The sP1 provides two communication protocols:
MPL and M P L /~. In all the experiments presented in this paper on the sP1, we used the MPL/p protocol. In our experiments on the SPZ-W, message passing was handled by the Parallel Operating Environment (POE) using the Message-Passing Library (MPL) protocol. '* In this paper, for both the SPI and sp2-w systems, we report performance on up to 128 nodes, with each node having 128 MB of local memory. For the SPl experiments, we used the system at the IBM Thomas J. Watson Research Center in Yorktown Heights, New York, and, for the Sp2-w experiments, we used the system at the NASA Ames Research Center. All parallel programs for which we report performance in this paper were written in the single-program, multiple-data (SPMD) style of programming in FORTRAN, using IBM'S external user interface (EUI)'~ as the message-passing interface.
For the M P U~ protocol used in the SPI experiments, the point-to-point message latency was measured (using ping-pong type point-to-point communication between pairs of processors) to be 30 psec. 
Optimizations for single processor performance
In achieving good performance on a parallel system, obtaining good single processor performance is an important step. However, single processor performance should not be obtained at the expense of available parallelism. In our implementation of the benchmark BT on the IBM SP systems, we made significant modifications to USI and optimized the code for the RS/6000 POWER (for SP1) and POWER2 (for SPEW) architectures, without sacrificing the available parallelism. Here we describe some of these modifications. The parallel implementations of the BT benchmark for the SPI and Sp2-w differ only in the optimizations for single processor performance.
Computation of coefficient matrices. In USI, all the coefficient matrices are set up before performing the block tridiagonal solutions. As is evident from Equations 5 , a significant amount of time is spent in setting up these matrices. We found two disadvantages with this approach: (1) large work arrays are necessary (75 words per grid point) and (2) locality in computations is reduced considerably when the block tridiagonal solutions are performed along directions involving strides (for example, in IBM SYSTEMS JOURNAL, VOL 34, NO 2, 1995 77-and 5-sweeps). To overcome these difficulties, in each implicit sweep we merged the coefficient computation step with the solver step (e.g., Step i(a) and Step i(b) in Figure 1) . The first advantage of this modification is the reduced memory requirement. Instead of 75 words of memory at each grid In achieving good performance on a parallel system, obtaining good single processor performance is an important step.
point in the entire three-dimensional domain, 75 words of memory per grid point along a one-dimensional line of grid points (corresponding to a single tridiagonal solution) are needed. This work space is reused in the subsequent solutions. The main performance benefit from this modification is that in performing the tridiagonal solutions in the 7-and 5-sweeps, the coefficient matrices can be accessed with single stride, thus, significantly reducing cache misses.
In addition to the above modification, we obtained performance improvements in the computations of the flux Jacobians (e.g., in computing 1/(2h,)[A(U,"_1,j,k)] and(l/h~)[N(Uin_l,j,k)] ofEquations 5). Performance was improved by carefully rearranging the computations so as to eliminate any duplications and also obtaining good register reuse. In the case of the implementation for the POW-ER2 Architecture (of the Sp2-w nodes), further tuning was necessary to assist the compiler in maximizing the instruction-level parallelism to keep the dual arithmetic units of the floating-point unit (FPU) busy simultaneously and to take advantage of quad-load or store capabilities. Primarily, this tuning involved exposing computations for two independent grid points at the same time (but without exceeding the limitations imposed by the available number of registers or the cache size). Note that all our implementations are of single-program, multiple-data (SPMD) style, which means that the code remains the same for all nodes. Since not all processors may end up with same-size partitions (due to load imbalance), the number of grid points assigned to processors may not all be the same. As a result, proper care must be taken in implementing the above-described optimizations.
Solution of block tridiagonal systems. We replaced the generic Gaussian elimination (with no pivoting) algorithm used in USI by the Thomas algorithm. The Thomas algorithm is a special case of Gaussian elimination and is used to obtain an efficient solution to tridiagonal and pentadiagonal systems, when no pivoting is involved. To explain this algorithm, consider the following ith equation 2 
and in the back-substitution phase the following computations take place: [pJ, and [uNJ are known, the solution to the block tridiagonal system is determined.
In the Thomas algorithm, the block tridiagonal system represented by Equations 4 is rearranged so that the ith equation has the following form:
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Thus, at the ith step of the forward elimination phase, the following computations are performed:
and, in the back-substitution phase, the following computations take place: Optimization of RHS computations. After the computations in the implicit sweeps, computations of RHS are the next most expensive to evaluate. These computations correspond to
Step v in Figure 1 . We made modifications to USI to improve the single processor performance in this part of the code as well. Most of these changes consisted of fine tuning of the computations so as to reduce the number of operations, especially floating-point divisions, improving the register reuse, and by exploiting the POWER2 Architecture (in case of the SPZ-w). In some cases, the cost of floating-point divisions was minimized at the expense of additional memory usage by computing the reciprocal once and using it as a multiplier in more than one operation. We made a few significant changes in the loop nesting to improve cache performance. We outline that modification below.
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For each time step, RHS is evaluated in three parts. In the first part, &direction flux differences are computed and to these, fourth-order dissipation terms in 5 direction are added. In the second and the third parts, similar computations for 7 and [ directions are performed. In computing the RHS components in the 7 or [ direction, memory access to the data structure for the U vector involves nonunit strides, which gives rise to a high rate of cache misses. We mitigate this situation by rearranging the nested loop structure in these parts of the computations. In performing the 7-direction computations, in USI, the innermost loop is first over the second dimension of the main arrays involved and then over the first dimension. We rearranged these so the innermost loop is over the first dimension. The net effect is that the flux differences are now computed over a plane of grid points (5-7 plane) at a time, instead of one grid point at a time. This reduces the cache misses to a large extent at the expense of having larger work arrays. Similarly, in the third part, where [-direction contributions are computed, the original nesting of loops is such that the third dimension of the main arrays is varied in the innermost loop. To improve the cache misses in this part, we rearranged the loops so the innermost loop is over the first dimension and the next level of looping is over the third dimension of the arrays.
Parallel implementation
For the parallel implementation of the BT benchmark, we use SPMD style of programming and take advantage of the available data parallelism. In the following discussion, we assume N X N x N to be the size of the grid.
Data partitioning strategies.
As noted earlier, the computationally intensive sections of the BT benchmark are Steps i, ii, iii, and v shown in Figure 1 . For this reason and because these steps encapsulate important data dependencies that affect scalability, we primarily focus on the performance of these steps in our parallel implementation. We considered three grid-level partitioning schemes that are suitable for parallelizing the computations: ID unipartitioning, 2D unipartitioning, and 3D unipartitioning. These three are shown schematically in Figure 2 . In each case, a single contiguous partition of grid points is assigned to each processor, and hence we refer to this type of partitioning as unipartitioning. In I D unipartitioning, the grid is partitioned along one of the three spatial dimensions; under 2D unipartitioning, the grid is partitioned along two of the three spatial dimensions; and it is partitioned along all three dimensions in the 3D unipartitioning case. In each case, the associated arrays are distributed along the direction of grid partitioning. These partitioning schemes accomplish the same array distributions as the block distribution constructs of High Performance FORTRAN (HPF). In Reference 22, we consider another class partitioning scheme called multipartitioning which, in HPF terminology, is a type of block-cyclic partitioning scheme. We do not consider multipartitioning schemes in this paper. We refer the interested reader to References 23-25 for a detailed analysis and discussion on the communication, load imbalance, and scalability properties of these partitioning schemes in the context of CFD applications. For the purpose of this discussion, we note the following points for these partitioning schemes. Along the dimensions where partitions are made, there are data dependencies across processors that affect the solution of block tridiagonal systems of equations and the evaluation of RHS vectors. Thus, values must be communicated among processors during forward elimination and back-substitution phases. Also, at the end of the update computations in Step iv of Figure 1 , the updated values at the partition boundaries must be communicated among (logically) neighboring processors so that the computations of RHS in Step v can be completed. Note that the communication during the forward elimination or back-substitution phases is one-directional, whereas the communication after Step iv can take place in an exchange fashion. With the I D partitioning, each processor communicates with at most two other processors. However, the adjacent surface area Table 2 Effect of data distribution methods on performance (Class A problem set and the SPl system) among partitions does not reduce when more partitions are made. Thus, this partitioning is the least scalable of all.
In Table 2 , we compare the performance of the three partitioning schemes on an 8-, 16-, and 32-node sp1 using Class A problem set. The "Partitioning" columns indicate the data-partitioning strategy used. The first number indicates the number of partitions to be made along the first spatial array dimension (i.e., along the 5 direction), and so on. Thus, for example, with eight processors and under ID partitioning, eight slices were made along the third spatial dimension of the distributed arrays (the slowest varying dimension, which is along c direction) and no partitions were made along the other two spatial dimensions. Note that the same code was run on all platforms, and in all cases the same communication optimizations described below were included. Clearly, the 3D partitioning has the superior performance among all three partitioning methods.
Another important decision in data partitioning is that of the number of partitions to make along each dimension of partitioning. For example, with 16 processors and 3D partitioning, one may partition thegridinto2 X 2 X 4 o r 4 X 2 X 2 o r a s 2 X 4 X 2. This has the effect on the locality of computations within a processor. Although we do not show the results here, significant performance gains are realized by partitioning along the slowest varying dimension than along the fastest varying dimension.
We used the 3D partitioning in all the experiments reported in the rest of this paper. Whenever the number of processors, P , is not a perfect cube of an integer, we factor the number P into three integers that are relatively close to Y@ and partition the grid so that the fastest varying dimension ([in the current example) has the least number of partitions and the slowest varying dimension (0 has the most number of partitions.
IBM SYSTEMS JOURNAL, VOL 34, NO 2, 1995 Parallel block tridiagonal solutions. As described in the previous section, we used the Thomas algorithm for performing the block tridiagonal solutions. As with the generic Gaussian elimination, the Thomas algorithm is highly sequential when used for solving a single block tridiagonal system. However, under the 3D data-partitioning scheme, the multiple independent systems ( ( N -2) * in our example) in each implicit sweep can be computed in parallel. This parallelism across multiple solutions helps in mitigating the adverse performance effects of using the Thomas algorithm on multiple The communication costs of the parallel implementation are as follows. In the forward sweep over each segment of grid points, a processor requires 30 words of information from a neighboring processor (unless the segment corresponds to the beginning part of the block tridiagonal system), and that processor sends away 30 words of information to the processor working on the subsequent segment of that line of grid points. Similarly, in the backward sweep over each segment of grid line, a processor receives five words of information and sends away five words of information, at the beginning and at the end of the back sweep over a grid-line, respectively. In the forward and back sweeps, only one message needs to be sent and received per grid-line segment.
When the information is sent and received in this manner, the total number of messages sent or received by a processor is quite large. For example, if n, X n, X n , are the dimensions of the block of grid partition assigned to a processor, then in the implicit part of the computations in each iteration, altogether aprocessor would send or receive 2n,ny + 2nynz + 2n,nz messages. When the message latency costs are relatively high as compared to the CPU speed, this overhead turns out to be significant. Hence, to further reduce the number of messages sent, we combine messages from several forward or backward sweeps together and send that out as one message. We refer to this as coalescing ofline solves. If Llines are coalesced, the total number of messages communicated in the implicit computations is reduced by a factor of L. However, such a coalescing of line solves increases the number of line solves being serialized by the same factor. Thus, there is a trade-off between reducing the number of messages and maintaining adequate parallelism. In Reference 22, the performance effects of this trade-off are analyzed in detail. Here we present experimental data to support that analysis.
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In Figure 3 , we show the variations in the total execution time (for Class A problem set) on a 128-node sp1 as the number of lines coalesced together is changed. The pair (x, y ) under each bar indicates the number of lines coalesced in the forward (x) and the backward ( y ) sweeps. Thus, on the 128-processor sP1, the minimum execution time is obtained by sending one message in the forward sweep after four line segments are computed and by sending one message in the backward sweep after four line segments are computed. The total execution time drops from 55.8 seconds (1,l) to 48.0 seconds (4,4) (a gain of 16 percent). Note also that the total execution time drops quickly in the beginning as the number of lines coalesced is increased from one, and after the minimum is reached it rises gradually. Thus, it is not necessary to get the exact optimum values for the number of lines to coalesce together; approximate values are sufficient to obtain good performance. We conducted similar experiments on other processor configurations. We found that for 64 and 128 processors, coalescing four lines gives the best performance, and on 8,16, and 32 processors, coalescing eight lines together gave the best performance. In general, the higher the processor speed compared to the latency, the larger the number of line solves that need to be coalesced to minimize the total execution time. For exact relations, which involve several other parameters, including the number of grid points, number of partitions, number of operations at each grid point, and bandwidth, please refer to Reference 22.
Performance results
In the previous section, we presented some of the highlights of our parallel implementation of the BT benchmark. In this section, we summarize the current best performance results for the BT benchmark using the two standard size problems (i.e., Class A and Class B) on the sP1 and SP~-w. We performed all our sP1 measurements on the 128-node sP1 system at the IBM T. J. Watson Research Center. All our SP~-w measurements were performed on the 128-node sp2 system at the NASA Ames Research Center. For comparison, in our results we have included the Cray Y-MP and Cray C90 performance on these benchmarks.' For a compiled list of the performance of various other parallel systems on this benchmark, please refer to References 3 and 26. 
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The performance of the BT benchmark using the Class A problem set is shown in Table 3 , and the Class B results are shown in Table 4 . In both cases, the performance is reported on 8 through 128 processors, except for the Class B problem set on the SP1 for which the performance is reported on 16 through 128 processors. In the case of Class A, we compare the sP1 and SPEW performance with Y-MPh performance, and in the case of Class B, we compare the performance with that of a single processor C90. The Y-MP and C90 performance figures are from Reference 3. Note that on the Class A problem set, the 128-node SPZ-w is able to deliver performance that is over 39 times higher than that of a single Y-MP node and over 5.67 times higher than the performance of an eight-node Y-MP. Similarly, on the Class B problem set, the 128-node Sp2-w is able to deliver performance that is close to 19 times the performance of a single node c90 and close to 1.5 times the performance of a 16-node c90.
In Tables 3 and 4 , we also report the MFLOPS delivered by the sP1 and SPEW on the two problem sets. To determine the true (and meaningful) MFLOPS delivered by a system, it is necessary to accurately measure the number of actual floating-point operations performed by the hardware and that contributed directly toward the solution of the problem. A simple count of the floating-point operations in the code is far from accurate. Similarly, counting the floatingpoint operations in the assembly code has dficulties. To overcome some of these dficulties, we have used the floating-point operation counts for the BT benchmark as reported in Reference 7. These counts were obtained for the benchmarks tuned for the Cray systems and were measured using the performance monitoring hardware on the corresponding Cray systems (Cray Y-MP count for the Class A problem and c90 count for the Class B problem). Using these operation counts and the observed execution times on the various sp1 and SPZ-w configurations, we have Table 4 Performance comparisons for benchmark BT (Class B problem set)
reported the MFLOPS as the equivalent Y-MP and C90 MFLOPS in Tables 3 and 4, respectively. We note here that since our implementations of the BT benchmark were done independent of the implementations on the Cray systems, the MFLOPS we report may not be true RW6000 MFLOPS. However, since the same problem is solved in both cases, the equivalent MFLOPS as computed here are a good measure for comparing two daerent systems. Using this measure, we observe that on the 128-node S P~-w system, we are able to realize over 10 GFLOPS (billions of floatingpoint operations per second) on the Class B problem set.
Scalability of the SP architecture
One objective in any benchmarking study is to be able to systematically compare the performance (and, more generally, some specific characteristics of a system) of dissimilar architectures in performing some standard set of computations. The results presented in the previous section help toward meeting that objective for the BT benchmark. Another objective for scalable architectures such as the SP series is to quantify the scalability of the system. Architectural scalability may be defined in various ways. For this study, we use a restrictive definition of it as the ability to sustain the performance characteristics with the incremental changes in the system resources such as the number of processors, memory (DRAM), and the communication subsystem. Ideally, architectural scalability should be quantified independent of any application-specific characteristics. However, without performing any meaningful computations, it is almost impossible to assess the architectural scalability of the system as a whole. The approach we have taken here is that of quantifying the architectural scalability for a given type of computations-specifically, for the BT type of computations. Results presented in this section should help in determining, qualitatively if not quantitatively, the consistency of the system performance characteristics when more processors are added to the system and problems are solved without making any changes to the application implementation (but possibly by varying the problem sizes to fully utilize available resources). The results are more representative of the computations similar to those in the BT benchmark. However, some generalizations can be made. We make additional comments on this in the concluding section.
To quantify the architectural scalability for a given type of computations we define a new term called scalabilityfuctor. If a problem with w ( p I > amount of work is computed in time t( p on p , processors and a similar problem with w ( p , ) amount of work is computed in time t( p ,) on p , processors, the scalability factor, cr, for the system withp, processors with respect to (w.r.t.) the system withp, processors is given by
The scalability factor, u( p 2 , p ,) , is a relative efficiency measure weighted by the problem sizes. It indicates the efficiency of a system withp2 processors w.r.t. a system withp, processors. When p , is 1 and w ( p and w( p , ) are the same, crgives the efficiency of the parallel system with p 2 processors. When p , is smaller than p , , w ( p is at most equal to w ( p,), and the load distributions are identical, then u( p , , p ,) is at most 1 , and it is desired to be close to l . Note that when one is interested in the scalability of the architecture, the application-specific effects such as the degree of parallelism (or sequentiality) inherent to an implementation or the effects of the data-partitioning strategies used must be eliminated. Although it is impossible to completely eliminate some of these effects, by using the same algorithms, the same partitioning strategies, and the same implementation methods to solve different size problems, one can gain enough information about the architectural scalability. In our experiments, the implementation of the BT benchmark is such that the parallelization algorithms remain the same, and the datapartitioning strategies are parameterized by the number of processors and the problem size. Thus, we could use the same implementation even when processor configurations or the problem sizes were changed. To avoid (as far as possible) variation in the cache behavior because of change in the array sizes, we used array sizes to appropriately fit the corresponding partition size.
We studied the scalability of the SP architecture using two reference point performance results: one with a 16-processor system and the other with a 32-processor system. We considered four problem sizes: 64 x 64 x 64, 80 x 80 x 80, 102 X 102 X 102, and 126 X 126 X 126. Recall that the 64 X 64 X 64 and 102 x 102 X 102 problem sizes are specified in the NAS parallel benchmark suite. For the 80 X 80 X 80 problem we used a time step of 0.0005, and for the 126 X 126 X 126 problem we chose a time step of 0.00005; in each case we performed 200 iterations, just as in the standard problem sizes. (Note that for the 64 X 64 X 64 and the 102 X 102 X 102 problems, the prescribed time steps are 0.0008 and 0.0003, respectively. Note further that, under "normal" conditions, the size of the time step does not affect the total number of floatingpoint operations performed, which is determined by the number of iterations. However, an appropriate time step value should be chosen for numerical stability.)
Determining the scalability factor using two different problem sizes requires an estimate of the ratio of the work associated with the two problem sizes. In general, for the CFD problems, such as those represented by the BT benchmark, the work is proportional to the number of grid points. However, because of the complex nature of the computations, the amount of work is not exactly linear in the number of grid points. To simplify the issue, we assumed the time to solve a problem on one processor to be representative of the work associated with that problem regardless of the number of processors used to solve that problem. Speedups and efficiency measures are typically based on Table 5 Scalability of SP1 on benchmark BT Table 6 Scalability of SP2-w on benchmark BT such an assumption. The difference in our case is that we did not necessarily use the best possible algorithms or implementation techniques suitable for the single processor case (since our aim was to achieve best possible parallel performance). Instead, the same parallel implementation of the BT benchmark, but without any communication constructs, was used for measuring the execution time on one processor (with suitable changes in the data array sizes).
The memory requirements of the single processor executables get very large; e.g., 92.8 MB, 174.7 MB, 360.6 MB, and 677.9 MB are the memory requirements of the four problem sizes considered. To avoid paging effects on the execution time, we ran these one-processor experiments on one of the processors of a specially configured two-node SPEW system, which was identical in all aspects to the larger counterparts, except that each node had 1-GB main memory.
Another difficulty in these single processor runs was the amount of time required to complete each run, which was prohibitively long. Since we only had a limited amount of machine time available, we ran each of the four problems for only 20 iterations instead of the full 200 iterations. Since the same set of computations are performed in each iteration, we found that running the benchmark for only 20 iterations and linearly projecting the observed time to 200 iterations was reasonable. (This truncation to 20 iterations was done only for the single processor runs; all other runs for which the results are reported in this paper were carried out for 200 iterations.) The single processor execution times for the four problem sizes-64 X 64 x 64, 80 x 80 x 80, 102 X 102 X 102, and 126 X 126 X 126-were respectively found to be 1606, 3307, 6893, and 13 830 seconds. Thus, the ratios of the work associated with the four problem sizes turn out to be 1 : 2.1 : 4.3 : 8.6. The scalability factors for the sp1 and SPEW can be computed using these work ratios and the execution times of the four data sets.
The performance of the sP1 and sp2-w on the four data sets is shown in Tables 5 and 6 , respectively. In these tables, we highlight scalability factors for 32-, 64-, and 128-processor systems with respect to a 16-processor system, using the 80 X 80 X 80, 102 X 102 X 102, and 126 X 126 X 126 problem sizes, respectively. (See the numbers in bold font.) We also highlight scalability factors for 64-, and 128-processor systems with respect to a 32-processor system, using the 80 X 80 X 80, 102 x 102 x 102 problem sizes, respectively. (See the numbers in italicfont.) In each of these two cases, the data partition size per processor remains the same; i.e., the problem size is doubled when the number of processors is doubled. In the first case, the memory requirements per processor for the four processor partition sizes are: 9.7 MB (16 processors), 10.7 MB (32 processors), 10.2 MB (64 processors), and 10.6 MB (128 processors). In the latter case (where scalability is computed with respect to a 32-processor system), the memory requirements per processor are: 6.5 MB (32 processors), 5.9 MB (64 processors), and 6.6 MB (128 processors). Thus, the selected problem sizes assured no change in the memory utilization per processor.
We observe from the scalability factors presented in Tables 5 and 6 that the SP architecture scales well on the BT type of computations when the memory utilization is maintained at the same level. Note that this outcome is obtained despite the fact that the memory utilization on each processor is less than 10 percent of the available memory (which was 128 MB per node for both the SPI and Sp2-w). In some cases, the SP~-w architecture seems to scale superlinearly; i.e., the scalability factors are greater than 1 .O. However, this is because of the load imbalance effects that we could not completely eliminate from our experiments. (In the BT benchmark, the 64 X 64 X 64 grid essentially involves working on a 62 X 62 X 62 grid, whereas the 102 X 102 X 102 grid involves working on a 100 X 100 X 100 grid. Thus, the severity of load imbalance in computing the 64 X 64 X 64 size problem on 16 processors is more than that in computing the 102 X 102 X 102 size problem on 64 processors.)
In the above, we considered the scalability when the memory utilization remained unchanged. Scalability factors, when memory utilization is varied, can also be computed from the information in Tables 5 and 6 and other information presented earlier in this section. In particular, by considering the execution times in the same column (i.e., the execution times for the same problem size), one can compute relative speedups and efficiencies. Consider two extreme cases: 64 X 64 X 64 and 126 X 126 X 126. On the SPEW, in the former case, the scalability factor for the 128 processors w.r.t. 16 processors is 0.70 and, in the latter case, the same is 0.87. Again both of these figures are quite respectable considering the fact that in the former case only 2.7 MB memory per node was required when the problem was solved on 128 processors and, in the latter case, the same was 10.6 MB per node.
Conclusions
In this paper, we have described an efficient and scalable method for implementing the BT benchmark on distributed memory systems. Using the strategies described here, we have implemented this pseudo-application benchmark on the IBM SP systems (the SPI and the S P~ with wide nodes) and have presented performance results on up to 128 processors. The experimental results indicate that the SP architecture delivers good performance on this benchmark, both in terms of raw performance and scalability. To get the level of performance that we obtained, we used a combination of techniques that included the use of efficient sequential algorithms, the use of scalable partitioning strategies, the use of algorithms to reduce the number of messages, the use of improved data structures to reduce memory requirements and memory references, and some tuning for high cache and register utilization. We concentrated our efforts primarily in three areas: (1) developing a good sequential implementation, (2) using appropriate data distribution methods, and (3) reducing the number of messages communicated where possible. A noteworthy aspect of this study is that we realized good performance on both the sP1 and SPEW systems using implementation methods that are identical as far as the parallelization techniques, parallel algorithms, and data partitioning strategies are concerned. In terms of the parallel implementation effort, these issues encompass the bulk of the development and programming effort. The implementations for the SPI and S P~-w differed only in the single processor optimization techniques used in the computationally intensive solver sections. This is an important point since it shows that scalability is achievable even at the software level and that it is possible to reuse code without sacrificing performance, which is critical in the development of large, complex application software.
Obtaining good single processor performance is an important part of parallelizing an application for performance. To realize the significance of single processor performance, note that when we compiled and ran USI without any modifications (but using all possible compiler optimization options) on a Class A data set, the overall performance was about 20 MFLOPS on a single processor of the SPI .
After the modifications described in this paper, we managed to raise the single processor performance to about 53 MFLOPS. To obtain good performance on a single processor, we carefully analyzed the computationally intensive parts of the benchmark and replaced the conventional Gaussian elimination by the Thomas algorithm to reduce the operation count. We performed loop level optimizations and rearranged individual segments of computations so as to keep the dual arithmetic units (ALU) in the floating-point unit (FPU) simultaneously busy (in the case of the S P~ processor). Optimizations were also incorporated to improve register and cache reuse. We emphasize here that although the modifications described in this paper were performed manually, most of these techniques are well known. With some familiarity of the compiler and architecture, but without being an expert (and certainly without resorting to assembly line programming), most of our performance gains are realizable. Although familiarity with the RS/6000 architecture helped us in fine tuning the performance, the concepts we used are general and are applicable to many other Rrsc-based architectures.
Similarly, the 3D data distribution scheme that we used is the same as the block distribution scheme proposed and implemented by modern compilers for distributed memory systems (such as FORTRAN-D) . We also made use of the computation and communication trade-off typically observed in parallel implicit computations such as the BT benchmark. Thus we could reduce the detrimental effects of relatively high latency in message passing on the SP architecture. Although this aspect of the optimization is somewhat specialized for incorporation into parallelizing compilers, we believe that this concept can easily be incorporated into special-purpose tools, particularly for CFD applications.
We conclude this paper with a comment on the scalability aspect. A commonly accepted meaning of scalability is the ability to deliver a level of performance that is in proportion to the available resources. Typically, on distributed memory systems, as the processors are added the amount of memory (an important resource) also increases proportionately. When users want to upgrade a parallel system to a larger one, in addition to speed, they are also interested in solving larger applications by making use of all the available resources. As it has been pointed out in various studies on scalability, this factor should be taken into account. This implies that performance of a smaller system on a smaller problem should be compared with the performance of a larger system on a correspondingly larger problem. The performance metric such as speedup shows the effects on the performance as resources are increased without changing the problem size. Since speedup is truly a measure of effective speed, its practicality is limited, especially in the context of an application benchmark. When speed is the sole criterion, one may in principle just replace the CPU by another one that has correspondingly faster clock speed. Scalability implies more than speed, and as such one should conduct experiments with proportionately larger problem sizes on larger systems, as we have shown in this paper. A second point is regarding comparison of two different systems for scalability. The performance results compiled by the NAS group give an excellent indication of achievable performance on various systems (e.g., see Reference 3). The raw figures in those tables can be used to understand the level of performance achievable on a given system of certain configuration. However, one cannot use these performance figures to compare the scalability of two different systems in a meaningful fashion. One meaningful way of comparing the scalability of various systems, that does not involve porting the same implementation to all systems, is to compare the scalability factors as we have done in this paper.
Finally, an objective of benchmarking is to obtain enough information about the system behavior so as to be able to make intelligent estimations about the performance of the system when used to solve problems that are more complex but have similar computations as in the benchmark. One may argue that the raw performance and the scalability results presented in this paper are useful in understanding the system behavior when the computations performed have characteristics similar to those in the BT benchmark. There is no doubt that no single benchmark or application can characterize the system behavior completely, and the performance of a whole suite of benchmarks and applications must be studied in a similar manner to understand the system behavior. However, the results presented in this paper have applicability beyond the narrow range of the BT benchmark. Further work needs to be done to quantify the generality of these results.
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